

FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)




FIG. 3




FIG. 4




FIG. 5

CONFIG = 0

User Output Enable Logic <u>501</u>	Memory Cell <u>506</u>	Memory Cell <u>508</u>	I/O Pad <u>417</u>
0	0	0	Weak pull-up
0	0	1	Invalid State
0	1	0	No Mode Active
0	1	1	Weak pull-down
1	0	0	User Output Data Logic <u>502</u> plus weak pull-up
1	0	1	Invalid State
1	1	0	User Output Data Logic <u>502</u>
1	1	1	User Output Data Logic <u>502</u> plus weak pull-down

FIG. 5A

CONFIG = 1

Memory Cell <u>503</u>	Memory Cell <u>505</u>	Memory Cell <u>507</u>	I/O Pad <u>417</u>
0	0	0	Weak pull-up
0	0	1	Invalid State
0	1	0	No Mode Active
0	1	1	Weak pull-down
1	0	0	Invalid State
1	0	1	Invalid State
1	1	0	Strongly driven to User Output Data Logic <u>502</u>
1	1	1	Invalid State

FIG. 5B




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10